# FDL'03

Forum on specification & Design Languages

### September 23 - 26, 2003 Casino of Campus Westend - Univ. Frankfurt, Germany

An **ECSI** event – co-sponsored by J. W. Goethe-Universität Frankfurt co-sponsored with no financial implication by Accellera, IFIP 10.5, ITG, GMM, VDE, IEE, Microswiss Network

### CALL FOR CONTRIBUTIONS DEADLINE April 4, 2003

FDL is the European forum to exchange experiences and learn of new trends in the application of languages and their associated design methods and tools for the design of electronic systems. By offering several co-located events, this multi-facetted forum gives an excellent opportunity to gain up-to-date knowledge across a wide field.

The forum is organized around four interrelated workshops with tutorials, panels, working sessions, poster sessions and technical discussions within standardization and user group meetings.

#### **GENERAL CHAIR**

#### **Christoph Grimm**

Univ. Frankfurt, Germany grimm@informatik.uni-frankfurt.de

#### **WORKSHOP CHAIRS**

CSD: Eugenio Villar Univ. Cantabria, Spain villar@teisa.unican.es

AMS: Alain Vachoux EPFL, Switzerland alain.vachoux@epfl.ch

**UML:** Piet van der Putten TU Eindhoven, Netherlands p.h.a.v.d.putten@tue.nl

LFM: Wolfgang Müller Univ. Paderborn, Germany wolfgang@acm.org

#### **STEERING COMMITTEE**

Lars-Olov Eriksson
Christoph Grimm
Anne Mignotte
Wolfgang Müller
Piet van der Putten
Ralf Seepold
Alain Vachoux
Eugenio Villar
Klaus Waldschmidt

#### **ECSI** Representative

**Jean Mermet** 

ECSI Director, Grenoble, France

Secretariat
Florence Pourchelle

florence.pourchelle@ecsi.org
Tel. +33 490 37 15 98

Internet www.ecsi.org/fdl

#### CSD: C/C++-Based System Design

C/C++ for hardware/software system design is entering standard industrial design flows. While SystemC is becoming a de facto standard, other initiatives, like SpecC are gaining maturity. This workshop will present and discuss C/C++ based, system design methods and tools. Topics include hardware and software synthesis, RTOS aspects, simulation, as well as performance evaluation and analysis. An overview on different standardization activities and their status will be given. Requirements to C/C++ system design languages will be discussed. Roadmaps for the future development of existing approaches will be presented and discussed.

#### AMS: Analog, Mixed-Signal and Mixed-Technology Design

Systems on chips and embedded systems more and more include analog/RF components or non-electrical parts (MOEMS) as peripheral parts and even sometimes as core components (analog processing). The AMS workshop aims at exploring new design approaches for specification, modelling, simulation, synthesis and reuse based on emerging design languages such as, but not limited to, SystemC-AMS, VHDL-AMS, Verilog-AMS or Modelica. The AMS workshop will present new research activities, practical design experiences, and updates on related standardization activities.

#### **UML: UML-Based System Specification & Design**

The importance of the Unified Modeling Language (UML) in embedded system design is growing. Emerging highly programmable platforms enable the realization of very complex systems. The workshop aims at UML-based design methods from specification to (automatic) synthesis. Starting from platform independent modelling, they enable mapping on platform specific elements, using classical or novel synthesis techniques, techniques for performance analysis, validation and verification starting from UML. Particularly contributions are solicited towards modular/model or architecture driven design methods, where components, abstraction layers, interfaces and communication are key elements. Other topics welcomed are UML semantics, standardisation work, profiles, RT-UML, SDL, PIM, PSM, XMI, co-design, architecture description, and practical design experiences.

#### **LFM: Languages for Formal Methods**

Formal verification comes in various forms. Current efforts mainly focus on model and equivalence checking as well as theorem proving. This workshop mainly aims at the investigation of various means for formal verification, their application and corrresponding methods in the domain of electronic design automation. Means cover the wide spectrum of graphical and textual languages for specification of systems and their properties like State-Charts, Timed Automaton, Petri-Nets, CSP, Esterel, B, Z, OCL, CTL, Timed CTL, LTL etc.

## FDL'03

Forum on specification & Design Languages

#### **REQUIREMENTS FOR SUBMISSION:**

Interested authors are invited to send the requested information in electronic format to the general chair (fdl03@ti.informatik.uni-frankfurt.de) and to the appropriate workshop chair (see other page for their addresses). All FDL submissions must be made electronically. Format should be as close as possible to the final format: not to exceed 12 pages including all figures tables & references, single spaced, A4, times or equivalent font, size 11, one column. For the review process, at least an extended abstract of 2 pages that precisely describes the content is required. To permit a blind review, do not include name(s) or affiliation(s) of the author(s) in the paper. Furthermore, short papers can be proposed. Short papers describe a work in progress, industrial case studies or users experiences, for example. A short paper consists of up to 6 pages. Short papers are not published in the post-conference book. The following information will be needed when submitting your paper, please submit it as an extra page in PDF format:

- Paper title, name, affiliation, and e-mail address for each author
- A designated contact person including his/her phone & fax number, email address
- The following statement: "All appropriate organizational approvals for the publication of this paper have been obtained. If accepted, the author(s) will prepare the final manuscript in time for inclusion in the Forum Proceedings and will present the paper at the Forum."
- Registration of the presenter at the conference is a prerequisite to the insertion of the paper in the program and in the proceedings
- Authors of accepted papers must sign a copyright release form for their paper.

#### **PUBLICATION:**

The original submitted paper will be provided both in electronic (CD-ROM) and in printed form to the participants. The CD-ROM is published by ECSI and has an ISSN number. Usually, a collection of approx. 30 papers is published in an edited book from Kluwer Academic Publishers.

#### **TUTORIALS:**

Proposals for half-day tutorials on specific topics around any of the four workshops will be accepted depending on topic relevance and evidence of a 4-hour comprehensive agenda. A one page description of the tutorial including title, presenters and contents should be sent to the corresponding workshop chair.

#### PANELS, SPECIAL SESSIONS, WORKING GROUPS, EUROPEAN PROJECT MEETINGS:

Proposal for special sessions (panels, working sessions, standardization or user group meetings, embedded tutorials, etc.) around any of the four workshops will be accepted depending on their relevance and interest to the audience. They will be embedded in regular workshops. A one page description including title, participants and contents should be sent to the corresponding workshop chair.

#### **DEMONSTRATIONS:**

Companies, universities or other organizations providing innovative tools and environments for the topics described above will find in FDL an opportunity to make demonstration of them to the attendees. Proposals should go as soon as possible to the general chair.

FORM OF SUBMISSIONS	DEADLINE DATES IN 2003	
Authors are invited to send all information in electronic format to both the FDL general chair and the concerned workshop chair.  Accepted electronic formats are in preference order: PDF, RTF, Postscript.  Compressed submissions are also accepted:	Paper or abstract contribution due Panel session & tutorials proposals due Notification of acceptance Camera-ready version for proceedings Proposal for on-site meetings	April 04 May 02 June 06 July 31 August 31
GNU gzip, Unix Compress, PKZip.	FDL2003 Workshops Se	ptember 23-26

RY OS A